



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1480  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

09/714,804

11/16/2000

Richard Shann

S1022/8572

3979

7590

06/07/2006

James H Morris  
Wolf Greenfield & Sacks PC  
600 Atlantic Avenue  
Boston, MA 02210

EXAMINER

ROMANO, JOHN J

ART UNIT

PAPER NUMBER

2192

DATE MAILED: 06/07/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	Application No. 09/714,804	Applicant(s) SHANN ET AL.	
	Examiner John J. Romano	Art Unit 2192	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 09 March 2006.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-8 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-8 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- |  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)   | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

## DETAILED ACTION

### Remarks

1. Applicant's amendment and response received March 09<sup>th</sup>, 2006, responding to the December 07<sup>th</sup>, 2005, Office action provided in the rejections of claims 1-8. Claims 1-8 remain pending in this application and which have been fully considered by the examiner.

Applicant arguing for the claims being patentable over *Hadjiyiannis* (see pages 5-11 of the amendment and response) primarily based on assertions on pages 6-9, are not persuasive, as will be addressed under Prior Art's Arguments – Rejections section at item 2 and the claim rejections below. Accordingly, Applicants' arguments necessitated additional clarifications, in light of the rejection of the claims over prior art provided in the previous Office action, to further point out that *Hadjiyiannis* discloses as such claimed limitations. Thus, the rejection of the claims over prior art in the previous Office action is maintained in light of the necessitated additional clarifications provided hereon and **THIS ACTION IS MADE FINAL**. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any

extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

***Prior Art's Arguments – Rejections***

2. Applicant's arguments filed August 26, 2005, in particular on pages 2-3, have been fully considered but they are not persuasive. For example,

(A) In response to applicant's argument that there is no suggestion to combine the references (response, page 9, section 4, second paragraph), the examiner recognizes that obviousness can only be established by combining or modifying the teachings of the prior art to produce the claimed invention where there is some teaching, suggestion, or motivation to do so found either in the references themselves or in the knowledge generally available to one of ordinary skill in the art. See *In re Fine*, 837 F.2d 1071, 5 USPQ2d 1596 (Fed. Cir. 1988) and *In re Jones*, 958 F.2d 347, 21 USPQ2d 1941 (Fed. Cir. 1992). In this case, they are both concerned with the same field of endeavor, namely, an architecture that is modifiable by input and adapts source code to such input and correspondingly outputs machine language. The motivation for doing so would have been to integrate a high level language program together with the hardware limitations of a selected prototype processor as taught by Vos (page 1, lines 45-50), thereby saving the developer from having to familiarize himself with increasingly complex linker/loading systems requiring dozens of specific commands in a special linker command language (See Vos, Page 1, lines 40-45).

(B) As to claim 7, wherein Applicant argues that Vos does not teach or suggest a data capture device for accessing the instruction set of said target microprocessor (Page 6, Section 3, second paragraph), the Examiner disagrees. The main concern seems to be the "...*instruction set*..." from the cited section of Vos, (Page 2, lines 8-14), wherein the software interface specifications are a instruction set. Furthermore, *Hadjiyiannis* teaches , (E.g., see Fig. 1 & Section III, Paragraph 1, line 2-11):

*"The compiler back end takes the SUIF code as well as the **ISDL description** as inputs and produces **assembly code specific to**, and optimized for, the **target processor**. The ISDL description is also used to **create an assembler** (see Section V). The automatically generated assembler transforms the code produced by the compiler to a **binary file**"*

Therefore, *Hadjiyiannis* does disclose an assembler for a target microprocessor and thus makes use of the ISDL (instruction set description language), description file when generating binary files from assembly code, wherein the data from the descriptor file (ISDL) constrains the machine language output via constraining the assembly language.

(C) Applicant's remaining arguments with respect to claims rejection have been considered but are moot in view of the new grounds of rejection.

#### **NOTES**

The Examiner suggests clarifying the independent claims to include the data transfer device 27, providing direct information to the linker in order to overcome the prior art of record.

### ***Claim Rejections***

Claims 1-8, are pending claims, stand rejected in light of the additional clarifications provided and/or addressed at item 2 above, Prior Art's Arguments – Rejections, as claims 1, 2, 5 and 6 are unpatentable over *Hadjiyiannis*. Claims 3, 4, 7 and 8 are unpatentable over *Hadjiyiannis* in view of *Vos*.

### ***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims **1, 2, 5 and 6** rejected under 35 U.S.C. 103(a) as being unpatentable over **Hadjiyiannis et al, "ISDL: An Instruction Set Description Language for Retargetability"**, (hereinafter **Hadjiyiannis**).

In regard to claim **1**, **Hadjiyiannis** discloses:

- "An assembler for a target microprocessor, the assembler comprising..." (E.g., see Fig. 1 & Section I, Paragraph C, lines 1-9),

wherein the ISDL and compiler (Figure 1) are included in the assembler.

- "...a descriptor file containing information descriptive of the instruction set of said target microprocessor..." (E.g., see Fig. 1 & Section I, Paragraph C, lines 1-9), wherein the Architecture Synthesis System comprises the machine description including an instruction set specification and some architectural information.
- "...a translation device for translating assembly language into machine language as an output; a fetching device for acquiring data from said descriptor file..." (E.g., see Fig. 1 & Section III, Paragraph 1, lines 2-11), wherein the Architecture Synthesis System transmits the ISDL description to the compiler. The compiler outputs machine specific assembly code, which is translated to machine language via the automatic assembler generated by the ISDL description. Thus, the translation device comprises the Architecture Synthesis System, the compiler, and the ISDL description. Furthermore, the compiler fetches the ISDL description from the Architecture Synthesis System.
- "...a control device arranged to receive said data from said fetching device..." (E.g., see Fig. 1 & Section III, Paragraph 1, lines 5-7), wherein the compiler is the control device which receives fetches said data and constrains the data to produce code specific to the target processor or instruction set.

But **Hadjiyiannis** does not expressly disclose “...*and said machine language from said translation device, and operable to constrain the machine language to conform to the architecture of said instruction set.*” Instead **Hadjiyiannis** teaches receiving specific details of the instruction set and constraining the assembly language, thereby constraining the machine language as well, to the architecture of said instruction set. Thus, it would have been obvious to one of ordinary skill in the art, to constrain the machine language to conform to the architecture of said instruction set, instead of restraining the assembly language to conform to the architecture, and thereby restraining the machine language, as the two methods produce the same result.

In regard to claim **2**, **Hadjiyiannis** discloses:

- “...*wherein the descriptor file further comprises syntax information for each instruction...*” (E.g., see Section III, Paragraph 4), wherein the six sections of the ISDL are listed and later further described along with their syntax definitions.
- “...*the control device translated each instruction on the basis of said syntax information.*” (E.g., see Section I, Paragraph C, lines 1-6), wherein the machine description contains the syntax information and the code generator produces code based on that information.

In regard to claim **5**, **Hadjiyiannis** discloses:

- - “...*providing a descriptor file containing information descriptive of the instruction set of said target microprocessor...*” (E.g., see Fig. 1 & Section I, Paragraph C, lines 1-9), wherein the Architecture Synthesis



System comprises the machine description including an instruction set specification and some architectural information.

- "...*translating assembly language instructions into machine language wherein the translation step comprises acquiring data from said descriptor file...*" (E.g., see Fig. 1 & Section III, Paragraph 1, lines 2-11), wherein the Architecture Synthesis System transmits the ISDL description to the compiler. The compiler outputs machine specific assembly code, which is translated to machine language via the automatic assembler generated by the ISDL description. Thus, the translation device comprises the Architecture Synthesis System, the compiler, and the ISDL description. Furthermore, the compiler fetches the ISDL description from the Architecture Synthesis System.
- "...constraining the machine language to conform to the architecture of said instruction set."
- "...*constraining the machine language to conform to the architecture of said instruction set...*" (E.g., see Fig. 1 & Section III, Paragraph 2), wherein **Hadjiyiannis** teaches that "The compiler can therefore avoid generating invalid instructions by ensuring that each instruction meets these constraints".
- "...*thereby assembling the ... machine language program for the target microprocessor.*" (E.g., see Fig. 1 & Section III, Paragraph 1, lines 2-

11), wherein a binary file (machine language program) is assembled for the target microprocessor.

But **Hadjiyiannis** does not expressly disclose “...*directly transliterating the assembly language instructions to machine language...*” Instead **Hadjiyiannis** teaches receiving specific details of the instruction set and constraining the assembly language via translation, thereby constraining the machine language as well, to the architecture of said instruction set. Thus, it would have been obvious to one of ordinary skill in the art, to constrain the machine language to conform to the architecture of said instruction set, instead of restraining the assembly language to conform to the architecture, and thereby restraining the machine language, as the two methods produce the same result.

In regard to claim 6, **Hadjiyiannis** discloses a method as described in claim 5 above, and furthermore discloses:

- “...*wherein the descriptor file further contains syntax information for each instruction of the instruction set...*” (E.g., see Section III, Paragraph 4), wherein the six sections of the ISDL are listed and later further described along with their syntax definitions.
- “...*and constraining step comprises constraining each assembly language instruction using said syntax information.*” (E.g., see Section I, Paragraph C, lines 1-6), wherein the machine description contains the syntax information and the code generator produces code based on that information.

4. Claims **3, 4, 7 and 8** are rejected under 35 U.S.C. 103(a) as being unpatentable over **Hadjiyiannis** and further in view of **Vos**, GB 2,127,188 A.

In regard to claim **3**, **Hadjiyiannis** discloses the system of claim **1** discussed above. Furthermore, **Hadjiyiannis** discloses:

- *"A system for assembling a machine language program..."* (E.g., see Fig. 1 & Section III, Paragraph 1, lines 2-11), wherein a binary file (machine language program), is assembled for the target microprocessor.

But **Hadjiyiannis** does not disclose expressly *"...and further comprising a data capture device having an input for accessing the instruction set of said target microprocessor and having an output, wherein said output comprises said descriptor file."* However, **Vos** discloses:

- *"...and further comprising a data capture device having an input for accessing the instruction set of said target microprocessor..."* (E.g., see Fig. 1, blocks 2, 4 and 6 & Page 2, lines 8-11), wherein the prompter (data capture device) has an input from the interface requirements, which provides details including the instruction set of a target microprocessor.
- *"...having an output, wherein said output comprises said descriptor file."* (E.g., see Fig. 1, blocks 2, 4 and 6 & Page 2, lines 11-14), wherein the integration source file is the descriptor file.

**Hadjiyiannis** and **Vos** are analogous art because they are both concerned with the same field of endeavor, namely, an architecture that is modifiable by input and

adapts source code to such input and correspondingly outputs machine language.

Therefore, at the time the invention was made, it would have been obvious to a person of ordinary skill in the art to utilize **Vos'** data capture device in **Hadjiyiannis's** system of claim **1** as an alternate method to implement architectural specifications. The motivation for doing so would have been to have a simpler design for a particular system, where **Vos'** method may be more efficient than **Hadjiyiannis's** for a particular objective.

1. In regard to claim **4**, **Hadjiyiannis** discloses the system of claim **1** as described above. But **Hadjiyiannis** does not disclose expressly "*...a linker wherein the system has a data transfer device outputting selected data fetched from said descriptor file to said linker, whereby said linker uses said output data to modify the translated output of said system.*" However, **Vos** discloses:

- "*...a linker wherein the system has a data transfer device outputting selected data fetched from said descriptor file to said linker...*" (E.g., see Fig. 1, block 6, 8, 10, and 18 & Page 2, lines 8-14), wherein the processor fetches the data from the Integration Source File, (descriptor file), and transfers the selected data to the linker command file and configuration object file, which are provided as input to the linker.
- "*...whereby said linker uses said output data to modify the translated output of said system.*" (E.g., see Fig. 1 & Page 2, lines 21-27), wherein the linker uses the linker command file, configuration object

file, and support library to modify the object code in accordance with the prototype processor system's memory.

**Hadjiyiannis** and **Vos** are analogous art because they are both concerned with the same field of endeavor, namely, an architecture that is modifiable by input and adapts source code to such input and correspondingly outputs machine language. Therefore, at the time the invention was made, it would have been obvious to a person of ordinary skill in the art to utilize **Vos'** linker in **Hadjiyiannis's** system of claim **1** as an alternate method to implement architectural specifications. The motivation for doing so would have been to have a design that may be more efficient for a particular objective. See claim **3** for the remaining limitation.

In regard to claim **7**, claim **7** is a method version of the previously disclosed claims **1, 2 and 3**. **Hadjiyiannis** discloses the system of claims **1 and 2** as described above, correspondingly meeting the limitations as applied to claim **7**. But **Hadjiyiannis** does not disclose expressly the limitations of claim **3**. However, **Vos** discloses the limitations of claim **3** as described above. Thus, the limitations in claim **7** are met as disclosed in the respective above claims.

In regard to claim **8**, claim **8** is a method version of claim **1** with further limitations. **Hadjiyiannis** discloses the system of claim **1** as described above. Furthermore, **Hadjiyiannis** discloses:

- "...thereby preparing the program executable on the microprocessor."  
(E.g., see Fig. 1 & Section III, Paragraph 1, lines 2-11), wherein a

binary file (machine language program) is assembled for the target microprocessor.

But **Hadjiyiannis** does not disclose expressly “...*providing plural program modules, at least one of said modules having one or more instructions including external symbols, wherein external symbols have values which cannot be determined without reference to another program module...*”. Furthermore, **Hadjiyiannis** does not disclose expressly “...and further comprising binding external symbols to addresses using data selected from said descriptor file.” However, **Vos** discloses:

- “...*providing plural program modules, at least one of said modules having one or more instructions including external symbols, wherein external symbols have values which cannot be determined without reference to another program module...*” (E.g., see Fig. 1, blocks 10, 12, 14, 16, 18 and 20 & Page 2, lines 15-19), wherein the Pascal Object File has one or more instructions including external symbols, which are determined by reference to the support library.
- “...*and further comprising binding external symbols to addresses using data selected from said descriptor file.*” (E.g., see Fig. 1 & Page 2, lines 2-15), wherein the generated Pascal code comprising symbols are binded to addresses of the processor system.

**Hadjiyiannis** and **Vos** are analogous art because they are both concerned with the same field of endeavor, namely, an architecture that is modifiable by input and adapts source code to such input and correspondingly outputs machine language.

Art Unit: 2192


Therefore, at the time the invention was made, it would have been obvious to a person of ordinary skill in the art to utilize **Vos'** program modules and binding in **Hadjiyiannis's** system of claim **1** as an alternate method to implement architectural specifications. The motivation for doing so would have been to have a simpler design for a particular system, where **Vos'** method may be more efficient than **Hadjiyiannis's** for a particular objective. See claim **5** for the remaining limitations.

### *Conclusion*

Any inquiry concerning this communication or earlier communications from the examiner should be directed to John J. Romano whose telephone number is (571) 272-3872. The examiner can normally be reached on 8-5:30, M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tuan Q. Dam can be reached on (571) 272-3695. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



TUAN DAM  
SUPERVISORY PATENT EXAMINER